Makefile rule without dependency expression

Posted by Mike Dooley on Stack Overflow See other posts from Stack Overflow or by Mike Dooley
Published on 2010-04-18T11:40:48Z Indexed on 2010/04/18 11:53 UTC
Read the original article Hit count: 252

Filed under:

Hi folks!

I read the german article about "Make" on Wikipedia and found the following 2 lines:

.c.o:
     $(CC) $(CFLAGS) -c -o $@ $<

Why is the dependency expression left out and why does the target use a double file extension?

© Stack Overflow or respective owner

Related posts about makefile