Using Regular Expressions for Verilog Port Mapping
- by Adam
So I have a really long port map where I want to replace a bunch of
SignalName[i],
with
.SignalName(SignalName[i]),
I think I can do this easily with regular expressions but I can't for the life of me figure out how. Any ideas?