Using Regular Expressions for Verilog Port Mapping

Posted by Adam on Stack Overflow See other posts from Stack Overflow or by Adam
Published on 2010-04-16T12:55:23Z Indexed on 2010/04/16 19:53 UTC
Read the original article Hit count: 293

Filed under:
|

So I have a really long port map where I want to replace a bunch of

SignalName[i],

with

.SignalName(SignalName[i]),

I think I can do this easily with regular expressions but I can't for the life of me figure out how. Any ideas?

© Stack Overflow or respective owner

Related posts about verilog

Related posts about regex