VHDL, using arithmetic & variables in "downto"?

Posted by waitinforatrain on Stack Overflow See other posts from Stack Overflow or by waitinforatrain
Published on 2010-05-08T02:58:09Z Indexed on 2010/05/08 3:08 UTC
Read the original article Hit count: 431

Filed under:

vhdl

Hey,

Quick VHDL question, I don't have access to Xilinx at the moment due to dead laptop, so can't test this.

I was wondering if it's possible to use variables and arithmetic in 'downto' statements, e.g:

proc: process (x)
begin
  y <= z(x downto 0) & z(7 downto x);
end process;

Thanks.

Related posts about vhdl

Case statements in VHDL

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, When programming in VHDL, can you use a variable in a case statement? This variable will modified by one of the cases i.e. case task is when 1 => when 2 => when number => is this OK? >>> More
error when synthesizing VHDL code

as seen on Stack Overflow - Search for 'Stack Overflow'
I am getting the warning that: One or more signals are missing in the sensitivity list of always block. always@(Address)begin ReadData = instructMem[Address]; end How do I get rid of this warning? >>> More
include floating point library in vhdl

as seen on Stack Overflow - Search for 'Stack Overflow'
I have pex_pkg.vhd and I want to use this library to make floating point adder but altera max+plus II give me an error can't open "PEX_lib" how to include this library in max+plus ? >>> More
VHDL, using arithmetic & variables in "downto"?

as seen on Stack Overflow - Search for 'Stack Overflow'
Hey, Quick VHDL question, I don't have access to Xilinx at the moment due to dead laptop, so can't test this. I was wondering if it's possible to use variables and arithmetic in 'downto' statements, e.g: proc: process (x) begin y <= z(x downto 0) & z(7 downto x); end process; Thanks. >>> More
VHDL - Problem with std_logic_vector

as seen on Stack Overflow - Search for 'Stack Overflow'
Hi, i'm coding a 4-bit binary adder with accumulator: library ieee; use ieee.std_logic_1164.all; entity binadder is port(n,clk,sh:in bit; x,y:inout std_logic_vector(3 downto 0); co:inout bit; done:out bit); end binadder; architecture binadder of binadder is signal state:… >>> More

Developer IT

VHDL, using arithmetic & variables in "downto"? - Developer IT

VHDL, using arithmetic & variables in "downto"?

vhdl

Related posts about vhdl

Case statements in VHDL

error when synthesizing VHDL code

include floating point library in vhdl

VHDL, using arithmetic & variables in "downto"?

VHDL - Problem with std_logic_vector

Categories cloud