Makefile rule without dependency expression
- by Mike Dooley
Hi folks!
I read the german article about "Make" on Wikipedia and found the following 2 lines:
.c.o:
$(CC) $(CFLAGS) -c -o $@ $<
Why is the dependency expression left out and why does the target use a double file extension?