Verilog linting tools?

Posted by mrflibble on Stack Overflow See other posts from Stack Overflow or by mrflibble
Published on 2011-01-30T15:20:41Z Indexed on 2011/01/30 15:25 UTC
Read the original article Hit count: 282

Filed under:

verilog

|

lint

|

typechecking

|

hdl

What are your favorite linting tools for verilog?

I am currently looking for a good verilog linting tool. And preferably one that can be configured to either handle or ignore certain vendor specific primitives like LUT's, PLL's, etc.

I recently tried verilator-3.810, but out of the box it needs a little help with the primitives.

So what (linting) tools do you use to deal with the not-so-strict syntax of verilog?

© Stack Overflow or respective owner

Related posts about verilog

multiple input wire definiton in verilog?

as seen on Stack Overflow - Search for 'Stack Overflow'
how to create a connection in verilog which interconnects a,b,c,d where a,b,c are inputs.? >>> More
Where can i get Verilog codings?

as seen on Stack Overflow - Search for 'Stack Overflow'
I am doing a project in Verilog, and the project is a low power parallel multiplier. I am going to fed the codings in FPGA kit. I need model Veriog codings. In which site can I get or suggest some good books. >>> More
Assign a value to a reg in Verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register. It does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
assign a value to reg in verilog

as seen on Stack Overflow - Search for 'Stack Overflow'
for (j=0;j<k;j=j+1) begin:loop2 assign row[i+1][j][m+i:0] = {1'b0,row[i][j][m+i-1:0]}; end row is a register, it does not work as I am doing it. Can anyone please help me to fix it? Thank you very much. >>> More
Verilog code simulates but does not run as predicted on FPGA

as seen on Stack Overflow - Search for 'Stack Overflow'
I did a behavioral simulation of my code, and it works perfectly. The results are as predicted. When I synthesize my code and upload it to a spartan 3e FPGA and try to analyze using chipscope, the results are not even close to what I would have expected. What have I done incorrectly? http://pastebin… >>> More

Related posts about lint

Comparing PVS-Studio (VivaMP) and Intel C/C++ ("Parallel Lint")

as seen on Internet.com - Search for 'Internet.com'
An unsuccessful attempt to compare PVS-Studio (VivaMP) and Intel C/C++ ("Parallel Lint") >>> More
Constructor is being invoked twice

as seen on Stack Overflow - Search for 'Stack Overflow'
In code: LINT a = "12"; LINT b = 3; a = "3";//WHY THIS LINE INVOKES CTOR? std::string t = "1"; //LINT a = t;//Err NO SUITABLE CONV FROM STRING TO LINT. Shouldn't ctor do it? #pragma once #include "LINT_rep.h" class LINT { private: typedef LINT_rep value_type; const value_type* my_data_; … >>> More
Vim lint check - only show message if there's an error

as seen on Super User - Search for 'Super User'
I have this line in my .vimrc, which means "when I save a .rb file, run it through ruby -c" (the ruby interpreter's error checking). autocmd BufWritePost *.rb !ruby -c <afile> When I save that file, I always see output at the bottom of the screen, so I get used to it and start ignoring it… >>> More
C/C++ Free alternative to Lint?

as seen on Stack Overflow - Search for 'Stack Overflow'
I'm interested in a free tool that can statically check my C++ code like Lint does. Any hints? >>> More
Introducing Typemock Test Lint

as seen on Dot net Slackers - Search for 'Dot net Slackers'
We just released a new, free product - Typemock Test Lint, click here for all the gory details. Its a just-in-time unit testing coach that looks at your code as you type and looks for common unit testing errors. Or, you can just watch this movie: ...Did you know that DotNetSlackers also… >>> More