Search Results

Search found 659 results on 27 pages for 'makefile'.

Page 3/27 | < Previous Page | 1 2 3 4 5 6 7 8 9 10 11 12  | Next Page >

• How to generate a Makefile with source in sub-directories using just one makefile.

  - by James Dean

  I have source in a bunch of subdirectories like: src/widgets/apple.cpp src/widgets/knob.cpp src/tests/blend.cpp src/ui/flash.cpp In the root of the project I want to generate a single Makefile using a rule like: %.o: %.cpp $(CC) -c $< build/test.exe: build/widgets/apple.o build/widgets/knob.o build/tests/blend.o src/ui/flash.o $(LD)…

  Read the article

• Change Makefile variable value

  - by paulgray

  Is there a way to reassign Makefile variable value inside of the target body? What I am trying to do is to add some extra flags for debug compilation: %.erl: %.beam $(ERLC) $(ERLFLAGS) -o ebin $< test: clean debug_compile_flag compile compile_test debug_compile: $(ERLCFLAGS) += -DTEST So if I invoke test target I would like to…

  Read the article

• Makefile option/rule to handle missing/removed source files

  - by b3nj1

  http://stackoverflow.com/questions/239004/need-a-makefile-dependency-rule-that-can-handle-missing-files gives some pointers on how to handle removed source files for generating .o files. I'm using gcc/g++, so adding the -MP option when generating dependencies works great for me, until I get to the link stage with my .a file... What about…

  Read the article

• compiling lua, getting makefile CreateProcess error

  - by Iggyhopper

  I'm trying to compile Lua 1.1. Why? Because I can. Here's the makefile contents. all: (cd src; make) (cd clients/lib; make) (cd clients/lua; make) clean: (cd src; make clean) (cd clients/lib; make clean) (cd clients/lua; make clean) Here's the error I get just from running make all. (cd src; make)…

  Read the article

• Modifiers in Makefile rule's dependency list

  - by gnu_maker

  The problem is fairly simple. I am trying to write a rule, that given the name of the required file will be able to tailor its dependencies. Let's say I have two programs: calc_foo and calc_bar and they generate a file with output dependent on the parameter. My target would have a name 'target_*_*'; for example,…

  Read the article

• Explaining makefile

  - by Michael

  xpi_built := $(build_dir)/$(install_rdf) \ $(build_dir)/$(chrome_manifest) \ $(chrome_jar_file) \ $(default_prefs) xpi_built_no_dir := $(subst $(build_dir)/,,$(xpi_built)) $(xpi_file): $(build_dir) $(xpi_built) @echo "Creating XPI file." cd $(build_dir); $(ZIP)…

  Read the article

• configure.in: AM_DISABLE_SHARED doesn't change my Makefile

  - by t2k32316

  I'm extremely new to using Makefiles and autoconf. I'm using the Camellia image library and trying to statically link my code against their libraries. When I run "make" on the Camellia image library, I get libCamellia.a, .so, .la, and .so.0.0.0 files inside my /usr/local/lib directory. This is the…

  Read the article

• Makefile : Build in a separate directory tree

  - by Simone Margaritelli

  My project (an interpreted language) has a standard library composed by multiple files, each of them will be built into an .so dynamic library that the interpreter will load upon user request (with an import directive). Each source file is located into a subdirectory representing its "namespace",…

  Read the article

• Makefile trickery using VPATH and include.

  - by roe

  Hi, I'm playing around with make files and the VPATH variable. Basically, I'm grabbing source files from a few different places (specified by the VPATH), and compile them into the current directory using simply a list of .o-files that I want. So far so good, now I'm generating dependency…

  Read the article

• makefile: how to call macros in macros

  - by Matthias Günther

  Hello, I have the following macros in my make file: pdf: // do something clean: // just another fancy thing No I want to declare a macro all: which include (or call) the makros above. The following thing doesn't work: all: pdf: clean: I don't want to repeat the code…

  Read the article

• GNU Makefile book

  - by Michael

  Any books you would recommend to learn scripting makefiles? I know gnu.org has manual, but hope there is a book with better explanations and examples.

  Read the article

• Makefile : contains string

  - by Michael

  The variable returns MINGW32_NT-5.1 or CYGWIN_NT-5.1. (yea, dot at the end) Need to compare that given var contains NT-5.1 positioned anywhere. Using cygwin and would like to be compatible with pretty much any *nix.

  Read the article

• How to use external makefile in Eclipse

  - by Morpheus

  Hi all! I have a source code of an OpenSource project which I get from SVN. I was able to run autogen -- configure -- and make successfully (through the terminal). But I want to build the same project with Eclipse, and I can't port manually those source files to eclipse though. So, How…

  Read the article

• VPATH in makefile issue.

  - by Ashok Patil

  Hello, I have a question related to VPATH. I'm playing around with make files and the VPATH variable. Basically, I'm grabbing source files from a few different places (specified by the VPATH), and trying to compile them into the another directory ( $CURDIR/OBJ/ ) using simply a list of…

  Read the article

• Makefile : assigning function variable in target command line

  - by Michael

  I need the xpi_hash variable to be assigned only when update target's command is decided to execute. Then I'm using this variable as environment, exporting, etc.. If I put it outside of rule, it will be expanded firstly, before $(xpi) target is called, hence will not find that file. …

  Read the article

• Makefile generic pattern rule -- xyzzy-en_US.ext2 from xyzzy.ext0

  - by Janne Savukoski

  I can't figure out a way to define a generic pattern rule for the following kind of production with make: require xyzzy-en_US.ext2 from xyzzy.ext0 via xyzzy.ext1. This works: all: xyzzy-en_US.ext2 # to be compiled from xyzzy.ext0 %.ext1 : %.ext0 # produce xyzzy.ext1 …

  Read the article

• Makefile - What does "all" stand for?

  - by Chris Smullian

  Hey folks! I read some tutorials concerning Makefiles but for me it is still unclear for what the target "all" stands for and what it does! Any ideas?

  Read the article

• Newline/Tab in makefile variable

  - by Michael

  somevar := teststring\n othervar := \tapple target: echo $(somevar) $(othervar) > out.txt Any idea how to describe special chars in variable?

  Read the article

• Makefile variable initialization and export

  - by Michael

  somevar := apple export somevar update := $(shell echo "v=$$somevar") all: @echo $(update) I was hoping to apple as output of command, however it's empty, which makes me think export and := variable expansion taking place on different phases. how to overcome this?

  Read the article

• How can I use Makefile to autobuild Windows Mobile applications without MS.

  - by Aplomb

  In my project, I want to build Windows mobile application into installation files automatically without human click on MS. How can I achieve it? Please help me! Thanks!

  Read the article

• Makefile rule without dependency expression

  - by Mike Dooley

  Hi folks! I read the german article about "Make" on Wikipedia and found the following 2 lines: .c.o: $(CC) $(CFLAGS) -c -o $@ $< Why is the dependency expression left out and why does the target use a double file extension?

  Read the article

• Problem with makefile

  - by sterh

  Hello. I created a python project in IDE Anjuta, added some python files and the problem follows. I need that would make the program after a few .py files lying in src copied to dir /usr/bin. Anjuta generates enormous configure- and makefiles. 'll Show you need to…

  Read the article

• Makefile rule without dependency

  - by Mike Dooley

  Hi folks! I read the german article about "Make" on Wikipedia and found the following 2 lines: .c.o: $(CC) $(CFLAGS) -c -o $@ $< Why is the dependency expression left out and why does the target use a double file extension?

  Read the article

• Makefile patsubs double replacement

  - by aaa

  hello. is a possible to do something like this, without shell command: CXX_MODULES += $(patsubst %, %/%.cpp, $(LIBRARIES)) notice double replacement which does not work (only first replacement happens) after some tinkering I came up with $(join $(LIBRARIES),…

  Read the article

• GNU Makefile: multiple outputs from single rule + preventing intermediate files from being deleted

  - by makesaurus

  This is sort of a continuation of question from link text. The problem is that there is a rule generating multiple outputs from a single input, and the command is time-consuming so we would prefer to avoid recomputation. Now there is an additional twist, that we…

  Read the article

< Previous Page | 1 2 3 4 5 6 7 8 9 10 11 12  | Next Page >